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Solid-state qubits integrated on semiconductor substrates currently require at least one wire from every qubit to the
control electronics, leading to a so-called wiring bottleneck for scaling. Demultiplexing via on-chip circuitry offers an
effective strategy to overcome this bottleneck. In the case of gate-defined quantum dot arrays, specific static voltages
need to be applied to many gates simultaneously to realize electron confinement. When a charge-locking structure is
placed between the quantum device and the demultiplexer, the voltage can be maintained locally. In this study, we
implement a switched-capacitor circuit for charge-locking and use it to float the plunger gate of a single quantum dot.
Parallel plate capacitors, transistors and quantum dot devices are monolithically fabricated on a Si/SiGe-based substrate
to avoid complex off-chip routing. We experimentally study the effects of the capacitor and transistor size on the voltage
accuracy of the floating node. Furthermore, we demonstrate that the electrochemical potential of the quantum dot can
follow a 100 Hz pulse signal while the dot is partially floating, which is essential for applying this strategy in qubit
experiments.
Silicon spin qubits based on gate-defined quantum dots
have recently been realized on Si/SiGe substrates with high fi-
delity1–6. Given their compatibility with current semiconduc-
tor fabrication techniques and potential for easy integration
with classical electronics, these quantum dots are considered
to be a promising basis for quantum computers7–9. Neverthe-
less, a fault-tolerant quantum computer requires millions of
qubits10. Even if quantum dots are designed to be identical,
the required gate bias voltage still differs among the dots due
to non-uniformities in the substrate and variations during the
fabrication process. In a standard operating mode, two gates
are used to control each quantum dot on average and each gate
is connected to a separate room temperature digital-to-analog
converter (DAC) through the bond wires from the chip to the
sample carrier and the dilution refrigerator wiring. However,
this linear approach clearly poses a bottleneck to scaling up
the number of qubits. By comparison, today’s classical pro-
cessor chips have only about 2000 contact pins, while billions
of transistors can be integrated and operated on a single chip.
This large ratio between active components and pins is de-
scribed by Rent’s rule and is made possible by implement-
ing shared control methods11. In order to operate the millions
of qubits for practical quantum computation, similar methods
will therefore have to be implemented in quantum integrated
circuits.
Inspired by the classical dynamic random-access memory
(DRAM) matrix that uses word lines and bit lines to address a
large number of storage cells12, proposals for controlling spin
qubits using word and bit lines exist13–17. Another concept
that can be borrowed from DRAM is charge-locking, which,
when combined with demultiplexers, allows to significantly
reduce the number lines going off-chip14,15,18,19. In DRAM,
the stored voltage encodes a “0” or “1”, according to a thresh-
old. In contrast, the voltage maintained on a quantum dot gate
needs to be a precise analog value. The required precision of
such a stored voltage ranges from 1 µV to 1 mV, depending
on the gate function and coupling of the gate to the dot poten-
tial14,17. Charge-locking is thus used in the form of a sample-
and-hold circuit, when the input line is electrically detached,
the gate of the quantum dot is floating and the voltage main-
tains there for a certain period. Although the primary role for
DC gates of quantum dots is to achieve electron confinement,
additional voltage pulses must be applied to these gates for
qubit experiments. For example, in a commonly used single-
shot readout method to determine the state of an electron spin,
a few kHz signal is applied to the gate to load, read and empty
a quantum dot20,21. When a switched-capacitor (SC) circuit is
integrated with these gates as an interface, the extra transistor
or capacitor should not affect the voltage pulses arriving at the
quantum dot gates. Prototypes have been made with on-chip
or off-chip integrated floating gate circuits and GaAs quan-
tum dots18,19. For silicon-based quantum dots, switching cir-
cuits have been integrated with quantum devices on-chip22,23.
In addition, charge-storage devices and quantum devices have
been fabricated using the same CMOS process and connected
through wire bonds24,25. However, in silicon a fully on-chip
integrated solution, without the need for wire bonds, is still
waiting to be achieved.
In this study, we integrate a switched-capacitor circuit con-
taining an n-type transistor and a holding capacitor with a sin-
gle quantum dot on a Si/SiGe-based substrate. We analyze
the parameters that affect the variability of the floating gate
voltage and experimentally study the impact of the size of the
capacitor and the transistor. In addition, we apply a pulsed
voltage to one of the quantum dot gates while floating another
gate, as a relevant test for qubit measurements.
The impact of the design parameters on the floating node
voltage accuracy as described in the literature provides guid-
ance for our choices of device dimensions (see Fig.1(a)). We
first review two mechanisms that lead to a random error in the
floating node voltage, and next describe two mechanisms that
produce a systematic error. As we shall see, in general a larger
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FIG. 1: (a) Device schematic showing the switched-capacitor
circuit connected to gate P of a single quantum dot. (b)
Cross-section of the device. All elements, the transistors,
capacitors, and quantum dots are integrated on the same
Si/SiGe based substrate and share the same aluminum oxide
layer as dielectric. (c) SEM image of device C. The relevant
device dimensions are listed in Table I.
holding capacitance reduces these errors, but it also increases
the footprint and power dissipation, both of which can limit
scalability as well11.
Fundamentally, the voltage resolution ∆V of a floating node
is limited by the electron charge, e, as
∆V = e/CH , (1)
where CH is the total capacitance of the floating node to
ground. It is dominated by the holding capacitor in our case.
In order to keep ∆V below 1 µV, CH should be larger than 160
fF.
Next, thermal noise is present due the transistor channel
resistance when the transistor (FET1) in a switched-capacitor
circuit is switched on. The random thermal noise voltage is
maintained on the holding capacitor after switching off the
transistor. The root-mean-square (RMS) noise voltage on the
capacitor is calculated as26
V rmsn =
√
kBT/CH . (2)
For instance, to obtain a noise level below 1 µV at a tempera-
ture of 10 mK, the holding capacitance must exceed 138 fF.
A first systematic offset in the floating node voltage is
caused by channel charge injection. This effect refers to the
charges that get redistributed to the drain and source upon
switching a transistor off27,28. Under the assumption that
charges split equally to the source and drain, the error ∆Vc
in the stored voltage on the floating node can be expressed as
∆Vc =
Cchannel(V ONg −Vin−Vth)
2CH
, (3)
with Cchannel the capacitance between the transistor gate and
channel, V ONg the “on” voltage on the gate of FET1, Vin the
input voltage indicated in Fig.1(a), and the threshold voltage
Vth is the voltage difference between gate and source/drain at
which charges begin to accumulate in the channel. For in-
stance, when V ONg is set 0.1 V higher than Vin +Vth, the hold-
ing capacitance needs to be 50 times larger than the transistor
channel capacitance to keep ∆Vc below 1 mV.
Another factor that introduces systematic offsets in the
maintained voltage is the parasitic capacitance from the tran-
sistor gate to the floating node. In series with the holding
capacitance, it shifts the voltage on the floating node by an
amount that depends on the voltage on the gate of FET1, given
by27,28
∆Vp = ∆Vg
Cgs
Cgs +CH
, (4)
where ∆Vg is the switching range used to turn the transistor
on and off (∆Vg =V ONg −V OFFg ). Taking ∆Vg as 1 V, the ratio
of CH to Cgs should exceed 1000 to keep ∆Vp below 1 mV.
Importantly, different from the random variations in the
floating gate voltage, the systematic shifts can be accounted
for in the calibration phase, hence they do not impose strict
requirements on CH .
Turning now to power dissipation, the heat generated from
the on-resistance of FET1 and the parasitic resistance on the
leakage path can be expressed as
P1 =CH fg(V1−V2)2 , (5)
where V1 and V2 are the high and low voltages on the holding
capacitor during operation, and fg is the switching frequency
of the transistor. Note that P1 is proportional to the holding
capacitance. If we refresh the floating node to compensate a
1 mV drop with a 1 Hz frequency, the power dissipation of
a single cell is 10−18 W when the holding capacitor is 1 pF.
This is orders of magnitude smaller than the heat dissipated
upon switching in the resistance in the line between the pulse
generator and the transistor gate, which is given by
P2 =
1
2
Cchannel fg(V ONg −V OFFg )
2
. (6)
For a transistor with 0.01 pF channel capacitance and 1 V
switching range, the power dissipated on the signal line to its
gate is 5×10−13 W. Even if we assume that this power is en-
tirely dissipated on-chip, it would still allow 2× 108 floating
gate voltages to be maintained assuming 100 µW available
cooling power at the chosen operating temperature.
Making the transistors smaller reduces Cchannel and Cgs,
which reduces switching power dissipation as well as the sys-
tematic shifts in the floating gate voltage. However, secondary
effects appear when the device is scaled down. For instance,
when the channel width is below 1 µm, the threshold voltage
Vth increases due to the narrow-channel effect29,30. Then a
higher gate voltage is required to turn on the transistor which
is more likely to cause hysteresis and breakdown.
Based on the above considerations, we made three devices
with the same quantum dot design but different transistor and
holding capacitor sizes and compared their voltage variations
on the floating node both theoretically and experimentally.
The device dimensions are listed in Table I (see also Appendix
3TABLE I: Device dimensions and voltage variations on the
floating node between static and floating mode tests
Device A Device B Device C
CH size (µm × µm) 15×15 15×15 100×100
CH (pF) 0.697 0.697 30.98
FET1 size (µm × µm) 10×10 10×1 10×1
Cchannel (pF) 0.171 0.022 0.022
Cgs (fF) 30 3.9 3.9
Expected ∆Vp (mV) 53.65 2.67 0.08
Expected ∆Vc (mV) 9.3-26.4 2.9-3.5 0.04-0.08√
kT/CH (µV) 0.44 0.44 0.06
e/CH (µV) 0.23 0.23 0.0052
Measured shift (mV) 44-48 2.8-5.4 0.5-1
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FIG. 2: Current through the quantum dot as a function of Vin,
with device B (left panel) and C (right panel) operated in
static and floating mode. Patterns of Coulomb peaks are
consistent between the blue (static mode) and orange
(floating mode) traces. The voltage shift for device C is less
than that for device B due to its larger holding capacitance.
A). One practical consideration for the length of the transistor
is the lateral diffusion of the implantation region, which is es-
timated to be 0.4 µm in this process. The transistor channel
length is chosen to be 10 µm to reduce the effect of lateral
diffusion on the actual length of the channel, though funda-
mentally the length could be much reduced.
For all devices, the quantum dot, transistor, and capacitor
were integrated on a Si0.7Ge0.3/strained-Si/buffered-SiGe het-
erostructure substrate31. For the quantum dot, we used a sin-
gle patterned metal layer to define the potential landscape that
confines electrons. The top plate of the capacitor is formed
by a metal gate and the bottom plate by a heavily implanted
region in the semiconductor, with a dielectric separating the
plates. The transistor is a field-effect transistor with the buried
quantum well acting as the channel (see Fig.1(b)).
The fabrication process began with the definition of mark-
ers followed by phosphorus ion implantation to create reser-
voirs for the quantum dots, the source and drain of the transis-
tors, and the electrodes for the capacitors. This was followed
by rapid thermal annealing at 700 ◦C to activate the dopants.
Trenches of 100 nm deep and 10 µm wide were subsequently
etched into the Si/SiGe substrate to isolate the devices from
each other. A 20 nm Al2O3 layer was then grown via atomic
layer deposition to form the gate oxide for both quantum dots
and transistors. Finally, we used electron beam lithography
and lift-off to pattern an electron-beam evaporated 5/15 nm
Ti/Pd stack to define the quantum dot gates, followed by pat-
terning of a 5/195 nm Ti/Pd film for the transistor gate, the top
electrode of the capacitor and the leads and pads of the quan-
tum dot. Fig.1(c) shows the SEM image of one of the final
devices (Device C in Table I). Details regarding the separate
characterization of the single quantum dot and the transistor
are described in Appendix B.
We mounted the device in a dilution refrigerator operating
at a base temperature below 10 mK and at zero magnetic field.
All current measurements through the quantum dot are per-
formed with a 100 µV source-drain bias applied across the
quantum dot.
As a reference, the device was first tested in static mode
with gate P not floating (blue traces in Fig.2). The current
through the quantum dot was experimentally measured while
the transistor was conducting. In the floating mode tests, we
first turned on FET1 to charge the holding capacitor and then
turned it off. After 10 ms, we measured the current through
the quantum dot while gate P was floating. As shown in Fig.2
(and Fig. S1 for device A), the patterns of the Coulomb peaks
measured in floating mode were consistent with those mea-
sured in static mode, but shifted in Vin. Table I summarizes
the expected and measured voltage shifts. The measured de-
pendence of gate voltage shift versus dimensions matches the
predicted trend very well, with device A showing the largest
shifts and device C the smallest shifts.
Nevertheless, there are still variations between the mea-
sured and expected voltage shifts. We here discuss this dif-
ference for device B. First we note that the average voltage
decay rate for device B in the first 40 seconds after opening
the transistor was approximately 2.8 µV/s (see Appendix C).
This very low leakage rate compared to commercial DRAM
is possible owing to the low operating temperature. The volt-
age shift on the floating gate due to leakage through the hold-
ing capacitor is thus negligible during the 10 ms interval be-
tween the moment the transistor is opened and the time of
measurement. We will therefore compare the measured volt-
age shifts to those expected based on Eqs. 1-4. Fig. S6(b) in
Appendix F shows the measured voltage shifts for the consec-
utive Coulomb peaks for device B. The overall trend of peak
shift versus Vin matches well with Eq. 3, expressing charge
injection from the channel, for the five Coulomb peaks at the
highest Vin (the leftmost peak is shifted more than expected).
The additional overall systematic shift is smaller than that ex-
pected based on Eq. 4 (the transistor gate voltage coupling in
through the parasitic gate-source capacitance), possibly in part
due to deviations in the estimated dielectric thickness or con-
stant. In addition, the individual shifts do fluctuate around the
overall linear trend by about ±0.2 mV (see Appendix E). By
comparison, the random shifts expected from charge quanti-
zation and thermal noise (Eqs. 1-2) are below 1 µV. How-
ever, the measured voltage fluctuations match well with the
measured 1/ f noise caused by background charge fluctuations
modulating the dot potential. The Coulomb peak measure-
ment took a few minutes to complete and the 1/ f noise ampli-
tude at 0.01 Hz is indeed of order 0.2 mV/
√
Hz (see Appendix
D).
4For qubit operation and readout, gate voltage pulses must
be applied to one or more of the quantum dot gates. We now
test the compatibility of applying such pulses with a switched-
capacitor circuit present and operated in floating mode. In
principle the voltage pulses can be applied either to a floating
gate (e.g. via the holding capacitor) or to another gate. Ei-
ther way, the question is to what extent the presence of the
capacitor and transistor that form the SC circuit distorts the
waveform.
Here we perform a preliminary test for voltage pulses ap-
plied to a gate that is not floating. Limited by the 1 kHz sam-
pling rate of the current measurement, we provided a 100 Hz
square wave to gate T (indicated in Fig. 1(a)) of device C,
and check whether the electrochemical potential of the quan-
tum dot is able to follow the signal while gate P is floating.
The sequence of the experiment is depicted in Fig.3. The in-
put voltage Vin is stepped through a range that covers several
Coulomb peaks. For each Vin, we first floated gate P by set-
ting Vg from “high” to “low”. Then a 100 Hz, ± 10 mV pulse
signal was applied to gate T through a bias tee during 100
ms, adding to a 790 mV DC bias voltage, while we continu-
ously measured the current flowing through the quantum dot.
The current through the dot corresponding to the two stages of
the voltage pulse, as well as the current during a subsequent
time interval without gate voltages pulses, were extracted sep-
arately and compared to the static mode measurement results
as shown in Fig.3. The Coulomb peak patterns were consis-
tent with the respective reference measurements. The 0.6-1.0
mV voltage shift of the center peaks (blue solid versus dot-
ted traces) is in agreement with the expected shift from chan-
nel charge injection and parasitic capacitance of the transistor
upon switching off. Furthermore, the peaks obtained while
applying a 100 Hz square pulse overlap closely with their ex-
pected positions, see the green and orange solid and dotted
lines. The 0.6 mV larger average shift for the orange versus
the green solid lines indicates that the square pulse amplitude
at the gate is slightly larger than the intended ±10 mV, which
is explained by a deviation (within the specified tolerance) of
values of the attenuators placed in the transmission line con-
nected to gate T . These results show that the voltage pulses on
gate T were not affected by the switched-capacitor circuit and
by floating gate P. Based on electric circuit simulations (see
Appendix G) that include the various capacitors discussed in
the text, we expect the large capacitor that stores the floating
node voltage (on gate P) not to impact the modulation of the
dot potential in response to a pulse on gate T until at least 20
GHz.
In summary, in this study we demonstrated that a switched-
capacitor circuit placed between a quantum dot and demulti-
plexer can function as a local voltage source. The effect of
channel charge injection and gate-source capacitive coupling
introduce a systematic offset on the sampled voltage, which
can be reduced if desired by using a larger holding capacitor
and a smaller transistor. In the present measurements, ran-
dom offsets in the stored voltage are dominated by 1/ f noise
in the dot potential. Finally, we show that floating a quantum
dot gate does not impact the effect of (slow) voltage pulses
applied to another quantum dot gate.
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FIG. 3: Gate P of device C was floated for 200 ms for each
value of Vin. A 140 mVpp, 100 Hz square wave was applied
through a 23 dB attenuator to gate T in the first 100 ms,
adding to a DC bias voltage of 790 mV on the same gate.
The current through the quantum dot was measured
throughout these operations. Data corresponding to the high
and low level of the voltage pulse (T=800 mV and
T=780mV), and to the second 100 ms without pulses (T=790
mV), are plotted separately as a function of Vin (solid lines,
the error bars indicate the standard deviation of each data
point). The Coulomb peaks correspond very well to the static
reference measurements, obtained with 780 mV, 790 mV and
800 mV DC voltages directly applied on gate T while gate P
was not floating (dashed lines).
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